

RELIABILITY EVALUATION REPORT STATUS AND FORECAST

for SiC MOSFET 1200V Transfer from Catania 4" to Catania 6"

Gene	General Information			Traceability		
Commercial Product	: SCTWA50N120/SCT30N120H _SCT30N120	1	Diffusion Plant	: CT 6" (Catania Italy)		
Product Line (Test Vehicle)	: K12B01/C12B01	4	Assembly Plant	: SC PSI LAGUNA – (Philippines) / STS SHENZHEN (China)		
Product Description	: SiC Power MOSFET					
Package	: HIP247LL /H2PAK/HIP247		Relia	bility Assessment		
Silicon Technology	: Silicon Carbide MOSFET GEN1		Passed			
Division	: Power Transistor Division		Failed			

Disclaimer: this report is a summary of the qualification plan results performed in good faith by STMicroelectronics to evaluate the electronic devices conformance to its specific mission profile for Automotive Application. This report and its contents shall not be disclosed to a third party, except in full, without previous written agreement by STMicroelectronics or under the approval of the author (see below)

REVISION HISTORY

[Version	Date	Author	Changes description	
	1.0	21 February 2018	A.SETTINIERI	Preliminary Report	
	2.0	12 March 2018	A.SETTINIERI	Second issue	

APPROVED BY:

Corrado CAPPELLO ADG Q&R department - Catania ST Microelectronics

Choose an item. RER Id. N.: 087B/2018



TABLE OF CONTENTS

1.	. RELIABILITY EVALUATION OVERVIEW	3
	1.1 Овјестие	3
	1.2 RELIABILITY TEST PLAN	
	1.3 Conclusion	
	DEVICE/TEST VEHICLE CHARACTERISTICS	
	2.1 GENERALITIES	
	2.2 TRACEABILITY	4
	. TESTS RESULTS SUMMARY	
	3.1 LOT INFORMATION	
	3.2 TEST RESULTS SUMMARY	5



1. RELIABILITY EVALUATION OVERVIEW

1.1 Objective

Reliability evaluation for Silicon Carbide technology transfer from 4inch Catania fab to CT6" Catania fab.

1.2 Reliability Test Plan

Reliability tests performed on this device are in agreement with JEDEC and internal spec 0061692 specification and are listed in the Test Plan.

For details on test conditions, generic data used and spec reference see test results summary at Par.3

#	Stress	Abrv	Reference	Test Flag	Comments
1	Pre and Post-Stress Electrical Test	TEST	User specification or supplier's standard Specification	Y	
2	Pre-conditioning	PC	JESD22A-113	Y	
3	External Visual	EV	JESD22B-101	Y	
4	High Temperature Gate Bias	HTGB	JESD22A-108	Y	
5	High Temperature Reverse Bias	HTRB	JESD22A-108	Y	
6	ESD Characterization	ESD (HBM, CDM)	ESDA-JEDEC JES-001 and AINSI-ESD S5.3.1	Y	
7	Autoclave	AC	JESD22A-102	Y	
8	High Humidity High Temperature Reverse Bias	H3TRB	JESD22A-101	Y	
9	Temperature Cycling	TC	JESD22A-104	Y	
10	Intermittent Operational Life / Thermal Fatigue	IOL / TF	MIL-STD-750 Method 1037	Y	

1.3 PRELIMINARY Conclusion

All reliability preliminary tests have been completed with positive results. Neither functional nor parametric rejects were detected at final electrical testing.

Parameter drift analysis performed on samples submitted to die and package oriented test showed a good stability of the main electrical monitored parameters.



2. DEVICE/TEST VEHICLE CHARACTERISTICS

2.1 Generalities

SiC MOSFET Gen1

2.2 Traceability

Reference "Product Baseline" document if existing, else provide following chapters/information:

Vafer fab information					
Wafer fab information					
Wafer fab manufacturing location	CT 6" (Catania - Italy)				
Wafer diameter (inches)	6"				
Silicon process technology	SiC MOSFET Gen1				
Die finishing front side (passivation)	Polymide				
Die finishing back side	Ti-Ni-Au				
Die area (Stepping die size)	4000 x 4000 μm² (K12B) 3800 x 3800 μm² (C12B)				
Metal levels/Materials	Al-Si-Cu				

Assembly information

Assembly Information						
Assembly plant location	SC PSI LAGUNA – (Philippines) / STS SHENZHEN (China)					
Package code description	HIP247-Long Lead / H2PAK / HiP247					
Leadframe/Substrate	TO247 #DWG LF0009800 Full Ni with groove (HIP247-LL) D2PAK 3L Mon HC Ve1 SelNi/NiP (H2PAK) TO247 3L Mon Ve6 OpA/Q SelNi/NiP (HIP247)					
Die attach material	Soft Solder Die Attach SnAgSb (K12B) PREFORM Pb/Ag/Sn (C12B)					
Wires bonding materials/diameters	AI					
Molding compound	Halogen Free					

Reliability testing information

Reliability Testing Information				
Reliabili	ty laboratory location	Catania (Italy)		
Electrica	al testing location	Catania (Italy)		



3. TESTS RESULTS SUMMARY

3.1 Lot Information

Lot #	Commercial Product	Product lines	Package	Wafer Fab	Assembly plant	Note
1	SCTWA50N120	K12B01	HIP247-LL	07.01	SC PSI LAGUNA (Philippines)	
2	SCT30N120H	C12B01	H2PAK	CT 6"	STS SHENZHEN	
3	SCT30N120	C12D01	HIP247		(China)	

3.2 Test results summary

	Stress	PC	Std ref.	Conditions	Sample Size	Steps		Failure/SS					
#	(Abrv)	PC	Sta ref.	Conditions	(S.S)	Steps	Lot 1	Lot 2	Lot 3				
1	TEST		User specification	All qualification parts tested per the of the appropriate device sports		235	235	235					
2	External visual		JESD22 B-101	All devices submitted for	testing		235	235	235				
Silico	ilicon Oriented Tests												
3	HTRB	N	JESD22	Ta=200°C ; BIAS= 960V	135	168H 500H	0/45 0/45	Wk	0/45 0/45				
Ĵ	IIIND	IN I	A-108	Ta=200 0 , BIAG= 300V	100	1000H	0/45	18/2018	Wk 13/2018				
						168H	0/45		0/45				
4	HTGB 1	Ν	JESD22	Ta=200°C ; BIAS= 20V	135	500H	0/45	Wk	0/45				
			A-108			1000H	0/45	18/2018	Wk 13/2018				
	HTGB 2	A-108								168H	0/45		0/45
5				Ta=200°C ; BIAS= -10V	135	500H	0/45	Wk 18/2018	0/45				
			A-108	,		1000H	0/45		WK 13/2018				
Packa	ge Oriented Tests												
6	Pre- conditioning		JESD22 A-113	Dryng 24H @ 125°C Store 168H @ TA=85°C,RH=85% IR Reflow @ 245°C 3 times	All devices to be subjected to H3TRB, TC, AC, IOL	Final		Wk 15/2018					
7	AC	Y	JESD22 A-102	Ta=121°C,P=2atm	75	96H	0/25	Wk 16/2018	0/25				
						168H	0/25		0/25				
8	H3TRB	Y	JESD22	Ta=85°C,RH=85%,	75	500H	0/25	Wk	0/45				
			A-101	Vbias=100V		1000H	0/25	21/2018	Wk 13/2018				
				Ta= -65°C / +150°C		100Cy	0/25		0/25				
9	тс	Y	JESD22	(1h cycle - 30min at extreme	75	200Cy	0/25	WK 21/2018	0/25				
			A-103	temp.)		500Cy	0/25		WK 13/2018				
10	IOL/TF	Y	MIL-STD 750D	ΔTj ≥ 100°C	75	5Kcy	0/25	Wk	0/25				
10		'	Method 1037	A1j = 100 0	15	10Kcy	0/25	19/2018	0/25				
11	ESD		ESDA-JEDEC_ JES-001	НВМ	3		0/3						
			ANSI-ESD S5.3.	CDM									



Automotive Discrete Group (ADG) Power Transistor Division

Process Change Notification

SiC MOSFET 1200V Gen1 Transfer from Catania 4" to Catania 6"

Dear Customer,

Following the continuous improvement of our service and in order to increase productivity, we are pleased to announce that *SiC MOSFET 1200V Gen 1* technology wafers, currently manufactured in Catania 4 inch FAB, will be performed in Catania 6 inch FAB.

Wafers produced in Catania 6 inch FAB, guarantee the same quality and electrical characteristics as per current production.

In the next pages, we are reporting the qualification plan to reach full maturity.

The change has been classified as **Class 1** according to the ZVEI and ST internal rules.

	Assessment of impact on Supply Chain regarding following aspects - contractual agreements - technical interface of processability / manufacturability of customer - form, fit, function, quality performance, reliability			
ID	Type of change	No	Yes	
SEM-PW-02	New wafer diameter	Р	Р	
SEM-PW-03	New final wafer thickness	Р	Р	

The qualification of the change will be completed according the qualification plan reported in the following pages; the first results are reported in the attached file

Sincerely Yours!

	<i>Tech name</i> SiC MOSFET 1200V Transfer from Catania 4" to Catania 6"							
ST Part number:	ST PNs: <i>Catania 6 inch F.</i> Package: All the Package							
Reason and background of the change	To increase flexibility and	increas	e Capacity					
Detailed description of change(s), including affected type of changes	The Diffusion Process Cat	ania 4 i	nch, will be performed in	Catania 6 inch FAB.				
Impact on form, fit, function, or reliability.	No Impact							
Datasheet	No Impact – No Change							
Benefit of the change	Capacity and flexibility in	crease.						
Qualification Plan and Implementation date for change	Test Vehicles SCTWA50N120 SCT30N120H SCT30N120	N. of Lots 1 1	Reliability Plan JEDEC Compliant & ST spec 0061692	Parametric Verification X X X X X	Forecast (wk) DONE 21/2018 13/2018			
	Planned Implementation Date \rightarrow wk 21 2018							
Traceability Info	By QA Number							
PPAP Update	NA							